- 您现在的位置：买卖IC网 > Sheet目录368 > W631GG6KB-15 (Winbond Electronics)IC DDR3 SDRAM 1GBIT 96WBGA
W631GG6KB
The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set
Rtt_WR, MR2 {A10, A9} = {0,0}, to disable Dynamic ODT externally.
8.3.2.2
Output Driver Impedance Control
The output driver impedance of the DDR3 SDRAM device is selected by MR1 (bits A1 and A5) as
shown in Figure 6.
8.3.2.3
ODT R TT Values
DDR3 SDRAM is capable of providing two different termination values (Rtt_Nom and Rtt_WR). The
nominal termination value Rtt_Nom is programmed in MR1. A separate value (Rtt_WR) may be
programmed in MR2 to enable a unique R TT value when ODT is enabled during writes. The Rtt_WR
value can be applied during writes even when Rtt_Nom is disabled.
8.3.2.4
Additive Latency (AL)
Additive Latency (AL) operation is supported to make command and data bus efficient for sustainable
bandwidths in DDR3 SDRAM. In this operation, the DDR3 SDRAM allows a read or write command
(either with or without auto-precharge) to be issued immediately after the active command. The
command is held for the time of the Additive Latency (AL) before it is issued inside the device. The
Read Latency (RL) is controlled by the sum of the AL and CAS Latency (CL) register settings. Write
Latency (WL) is controlled by the sum of the AL and CAS Write Latency (CWL) register settings. A
summary of the AL register options are shown in Table 2.
Table 2 – Additive Latency (AL) Settings
A4
0
0
1
1
A3
0
1
0
1
AL
0 (AL Disabled)
CL - 1
CL - 2
Reserved
Note:
AL has a value of CL - 1 or CL - 2 as per the CL values programmed in the MR0 register.
8.3.2.5
Write leveling
For better signal integrity, DDR3 memory module adopted fly-by topology for the commands,
addresses, control signals, and clocks. The fly-by topology has the benefit of reducing the number of
stubs and their length, but it also causes flight time skew between clock and strobe at every DRAM on
the DIMM. This makes it difficult for the controller to maintain t DQSS , t DSS , and t DSH specification.
Therefore, the DDR3 SDRAM supports a ?write leveling‘ feature to allow the controller to compensate
for skew. See section 8.9 “ Write Leveling ” on page 30 for more details.
8.3.2.6
Output Disable
The DDR3 SDRAM outputs may be enabled/disabled by MR1 (bit A12) as shown in Figure 6. When
this feature is enabled (A12 = 1), all output pins (DQs, DQS, DQS#, etc.) are disconnected from the
device, thus removing any loading of the output drivers. This feature may be useful when measuring
module power, for example. For normal operation, A12 should be set to ?0‘ .
Publication Release Date: Dec. 09, 2013
Revision A05
- 21 -
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
W9412G6IH-5
IC DDR-400 SDRAM 128MB 66TSSOPII
W9412G6JH-5I
IC DDR SDRAM 128MBIT 66TSOPII
W9425G6EH-5
IC DDR-400 SDRAM 256MB 66TSSOPII
W9425G6JH-5I
IC DDR SDRAM 256MBIT 66TSOPII
W947D2HBJX5E
IC LPDDR SDRAM 128MBIT 90VFBGA
W948D2FBJX5E
IC LPDDR SDRAM 256MBIT 90VFBGA
W949D2CBJX5E
IC LPDDR SDRAM 512MBIT 90VFBGA
W971GG6JB25I
IC DDR2 SDRAM 1GBIT 84WBGA
相关代理商/技术参数
W631GG8KB-11
制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-12
制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR3 SDRAM 1G-Bit 128Mx8 1.5V 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-15
制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W632
制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount
W632GG6KB-11
制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 96WBGA
W632GG8KB-11
制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 78WBGA
W634
制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount
W638
制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount